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received noisy binary waveform, and by using the bit 
clock to define the locations of the various bits in the 
waveform. In practice, the derived bit clock is used to time 
a data detector whose output represents the ones and 
zeros of the telemetered data. 
Herebefore, various techniques have been employed to 
locally generate the bit clock. Nearly all of these tech- 
U.S. C1. 325 11 Claims niques, which utilize phase-lock loops, Costa’s loops, 
squaring loops and the like, are based on analog opera- 
10 tions, employing analog circuits with analog functional 
components. As is appreciated, analog circuits are very 
A digital synchronizer for providing a bit clock for use frequency dependent SO that any change in frequency 
as a bit sync signal in extracting binary data in a receiver necessitates a change Of the Components. This results in 
of a PSK/PCM communication system. The synchronizer the need for additional control functions which increase 
operates in &e digital domain by summing digital samples 15 the Overall circuit complexity. Furthermore, the analog 
produced from an analog noisy N U  binary waveform circuits often require long periods to derive the necessary 
which the data to be extracted. The samples are bit Clocks which is a significant disadvantage. Another dis- 
accumulated regarding sign, to form group sums which advantage Of each of the prior art circuits for generating 
are the., accumulated disregarding sign to provide sums a bit clock is its limitation to operate on the signals sup- 
of multigroup observation The phase of the ob- 20 plied thereto in a single specified mode. This limits the 
sewation period having the largest digital value is used flexibility with which the signals can be used to optimize 
to obtain the phase of the first bit clock or bit sync signal, the accuracy in the generation Of the necessary bit clocks. 
OBJECTS AND SUMMARY OF THE INVENTION which is repeated at the bit rate. 
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It is a primary object of this invention to provide a new 
improved bit synchronizer. 
Another object of the present invention is to provide 
a bit synchronizer which generates necessary bit clocks 
A further object of the present invention is to provide 
a bit synchronizer capable of multimode performance 
in generating a bit clock for use in binary data extraction. 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 30 by other than analog techniques. 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
Still a further object is to provide a bit synchonizer for 
35 use in a receiving system of a PSK/PCM telemetry sys- 
tem, which is faster than prior art circuits, employed for 
the same purpose. 
BACKGROUND OF THE INVENTION 
( 1) Field of the invention 
This invention generally relates to digital circuitry and, Yet a further object is to provide a relatively simple, 
more particularly, to a digital bit synchronizer for provid- 40 fast, non-andog bit synchronizer for use in a PSK/PCM 
ing a bit synchronizing signal for use in extracting binary telemetry system, which is capable of being operated ic 
data in a receiver of a phase-shift keying/pulse code modu- more than one mode to provide the desired bit clock. 
lated (PSK/PCM) communication system. These and other objects of the invention are achieved 
by providing a circuit which operates in the digital do- 
(2) Description of the prior art 45 main, and one which is capable of operating in either of 
two modes with essentially the same circuit components. 
The use of PSK/PCM techniques in data communica- In the novel digital circuit of the present invention, which 
tion, particularly as related to telemetering data from a will hereafter be referred to as the digital bit synchronizer 
space, are well known in the art. Typically, in such a sys- or DBS, the noisy, NRZ binary waveform, after appro- 
tem, a subcarrier frequency is bi-phase modulated by a 5o priate low pass filtering, is sampled by a sample dafa sys- 
binary waveform, representing data in terms of ones and tem, to provide digital signals or samples representing 
zeros. The subcarrier is assumed to be tracked by a analog samples from the waveform taken at the subcarrier 
phase-lock loop (PLL) in the receiver, wherein a local frequency. All further processing to obtain the desired 
subcarrier frequency is available from a local subcarrier bit clock is performed in the digital domain. 
oscillator. Briefly, in either method which can be practiced with 
Under theoretical, ideal noiseless conditions, data could the DBS of the present invention, a certain moun t  of 
be extracted by multiplying the received bi-phase modu- data, represented by digital samples, is analyzed and the 
lated subcarrier frequency with the local subcarrier fre- best estimate of the correct phase relation between the 
quency and hard limiting the product. However, in Prac- subcarrier and stream of bits in the noisy NRZ binary 
tice, the ever present noise, whose affect increases with in- 60 waveform, converted into the digital samples, is derived 
creased telemetry distances, prevents such simple data through a maximum likelihood process. Once such an esti- 
extraction. Under low signal-to-noise ( S I N )  conditions, mate has been derived it is used to provide a bit clock, 
the product signal is a noisy non-return to zero (NRZ) followed by other bit clocks at the known bit rate, which 
binary waveform, which contains a random sequence of is an integer multiple of the subcarrier frequency. 
zeros and ones. These zeros and ones can only be ex- 65 In either method of operation, digital samples are taken 
tracted by generating a bit synchronizing signal, hereafter at the subcarrier frequency and cumulated, digitally in- 
also referred to as a bit clock, which is in phase with the tegrated, in conssutive groups. Each group contains the 
55 
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same number of samples as there are subcarrier cycles 
per bit period. The digital integration of the samples with- 
in each group is performed regarding the sign (plus or 
minus) of each digital sample. Integrated digital values 
of successive groups are then added, disregarding sign, 
to form a running sum for a sequence of groups which 
together form an observation period. The number of 
groups within the observation period is a function of S/N 
ratio. 
In one method, sums are generated for a succession of 
independent observation periods, equal in number to the 
number of subcarrier cycles per bit period. The start of 
ea'ch observation period is delayed by one sample from 
the end of the proceeding observation period. The obser- 
vation period with the largest sum is used to provide the 
bit clock. In mother method a single long observation 
period is employed and a plurality of successive running 
sums are accumulated. The number of sums equals the 
number of subcarrier cycles per bit period. Each sum in 
the succession starts with a sample succeeding the sample 
which is the first to be added in the preceding sum. 
The use of either method enables one to extract maxi- 
mum information from the received noisy NRZ binary 
waveform. The operation in the digital domain allows for 
extended storage time of the digital samples without deg- 
radation and further allows for further processing and 
manipulation of the samples to optimize the accuracy 
with which the bit clock is generated. 
The novel features of the invention are set forth with 
particularity in the appended claims. The invention will 
best be understood from the following description when 
read in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGS. 1 and 2 are multiline waveform diagrams useful 
'FIG. 3 is a diagram useful in explaining the embodi- 
FIG. 4 is a block diagram of one embodiment of the 
FIG. 5 is a diagram useful in explaining the embodi- 
FIG. 6 is a block diagram of another embodiment of 
in explaining the invention in general terms; 
ment of the invention shown in FIG. 4; 
invention; 
ment of the invention shown in FIG. 6; and 
the invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
Before proceeding to describe the invention in detail, 
reference is first made to FIG. 1 wherein line a is used to 
diagram binary d-ata, such as ones and zeros. Such data is 
used in PSK/PCM telemetry to bi-phase modulate a sub- 
carrier frequency, such as is diagrammed in line b, for 
transmission purposes. If transmission conditions were 
ideal, namely, noise free, the bi-phase modulated subcar- 
rier after separation from the carrier frequency in a re- 
ceiver and multiplication by a locally generated phase- 
locked subcarrier frequency, such as diagrammed in line c 
would produce a binary waveform such as is shown in 
line d. Clearly, in such a waveform the transition between 
ones and zeros are easily seen so that the binary data could 
be easily extracted. In reality however, due to the ever 
present noise which increases with increased communica- 
tion distances, the produced signal is a noisy, generally 
NRZ, binary waveform as shown in line e.  From such a 
waveform the original binary data cannot be extracted 
without a proper bit synchronizing signal or bit clock. The 
present invention is directed to provide such a bit clock. 
The present invention is assumed to be supplied with a 
signai of a noisy NRZ binary waveform such as shown in 
line e, and the locally generated subcarrier frequency, 
such as shown in line c. These signals are utilized in a 
manner to be described in detail. 
Waveforms of the signals which are supplied to the 
digital bit synchronizer (DBS) of the present invention 
are diagrammed in enlarged form in lines a and b of 
FIG. 2, which will be used to explain the invention. Line 
c represents data (one and zeros) in the noisy NRZ 
binary waveform of line b. In FIG. 2 it is assumed that 
each bit period comprises four subcarrier cycles. The 
waveform shown in line b more closely resembles an 
ideal waveform in order to simplify the following descrip- 
tion. 
Basically, in accordance with the present invention, 
starting at an arbitrary phase, such as tl, the signal of 
the noisy binary waveform, designated in line b of FIG. 
2 by numeral 12, is digitized at the subcarrier rate or 
frequency to provide digital samples. In line b of FIG. 
2, numerals 21-40 represent successive digital samples 
18 produced at the subcarrier frequency, with samples above 
a reference line 45 assumed to have plus signs and those 
below it, minus signs. 
In one method, performed by the present invention, 
with a bit time of four subcarrier cycles, the first four 
20 samples such as 21-24 representing a first group G1 of 
a bit period duration, are digitally integrated, regarding 
sign, to provide a bit value. In the diagrammed example, 
the first bit value comprises the digital sum of positive 
samples 21, 22, and 23 and negative sample 24. The first 
25 bit value of Gl is temporarily stored while the bit value 
of the next four digital samples such as 25-28, repre- 
senting G2, is accumulated to form a second bit value 
which is added to the first, disregarding sign. This proc- 
ess is repeated for a number of groups which is a func- 
30 tion of noise conditions, the higher the noise, the larger 
the number of groups. In FIG. 2, it is assumed that the 
bit values of five successive groups G1-G5 are added to 
form a total sum for a first observation period, designated 
O.P.1. The total sum is the total sum of the bit values 
35 of the 5 groups disregarding sign. 
The sum for O.P.l is compared with the sum derived 
from a preceding observation period and the larger sum 
is temporarily stored. Since O.P.l is the first observa- 
tion period its sum is the largest so that it is temporarily 
40 stored, and samples forming groups of a succeeding ob- 
servation period, O.P.2 are integrated per group to pro- 
vide bit values which are summed to provide the total 
sum of O.P.2. Q.P.2 starts one subcarrier cycle after 
the end of O.P.1. At the end of O.P.2 its total sum is 
45 compared with that of 0-P.1 and the larger of the two 
is stored, as well as an indication which observation pe- 
riod provided the largest sum, while samples for O.P.3 
are accumulated. 
This process is repeated for a number of observation 
50 periods, equal to the number of subcarrier cycles per bit, 
which in the diagrammed example of FIG. 2 is four. At 
the end of O.P.4, the phase relation of the binary wave- 
form and the subcarrier oscillator at the start point of 
the observation period with the largest sum is used to pro- 
55 vide the desired clock bit. Once established, the derived 
clock bit is repeated each four cycles of the subcarrier 
until a new phase relation is chosen to generate a new 
bit clock. 
The foregoing description may be summarized in con- 
60 nection with a simplified example which is diagrammed 
in FIG. 3 wherein the waveform 50 represents an ideal- 
ized binary waveform from which samples are taken with 
respect to a reference level 52. Therein each bit period 
is assured to consist of three subcarrier cycles, so that 
65 only three observation periods are needed. Noise is as- 
sumed to be low so that each dbservation period only in- 
cludes four groups G1-G4. In FIG. 3, each positive sam- 
ple is assumed to be a plus one (+1) and a negative 
sample a minus one (-1). 
0.P.P is assumed to start at an arbitrary time tl and 
end at t2. The bit values for G1-G4 of 0.P.P which 
are formed by accumulating three samples for each group, 
regarding sample sign, are $ 1 ,  -1, 4-1 and +3,  respec- 
tively. These bit values are accumulated disregarding sign 
75 to provide a total sum of 6 for O.P.1. 0.P.2 is shown 
' 
70 
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starting at F3, one subcarrier cycle after t2 and ending at 
t4. The total sum of 0.P.2 is 12, which is greater than 
the sum 6 of O.P.1. Thus, after t4, the fact that the 
sum of 0.P.2 is greater than that of O.P.l is retained 
as well as the sum itself O.P.3 starts at t5 and ends at 
t6 when the sum of 6 of O.P.3 is compared with the 
stored sum 12 of O.P.2. However, since 12>6, O.P.2 
is found to have the largest sum. Consequently, at time 
t7 or two subcarrier cycles after t6 is a bit clock desig- 
nated 55 supplied by the DBS. Briefly stated, the bit clock 
(55) is provided after the end ( t 6 )  of the last observa- 
tion period (O.P.3) at a time ( t 7 )  which is m . x  sub- 
carrier cycles after the start ( t 3 )  of the largest observa- 
tion period (O.P.%), where m is the number of cycles 
(3) per bit period and x is an integer. Had the largest 
sum been accumulated during O.P.1 the bit clock would 
have been provided at t8, one cycle after t6. Similarly, if 
the largest sum would have been accumulated during 
O.P.3, the bit clock 55 would have been provided at t9, 
three subcarrier cycles after t6. Once the first bit clock 
is generated, it is repeated at the bit rate which in the 
present example is 1/3 of the subcarrier frequency or after 
every three subcarrier cycles. 
Reference is now made to FIG. 4 which is a simple 
block diagram of one embodiment of the DES of the 
present invention designed to generate the bit clock as 
herebefore explained in connection with FIGS. 2 and 3. 
Therein numeral 60 represents an analog-to-digital (A/D) 
converter to which the noisy NRZ binary waveform (such 
as shown in line b of FIG. 2 or waveform 50 of FIG. 3 )  
is supplied. The converter 60 and an AND gate 62 are 
supplied with the subcarrier frequency of the local sub- 
carrier oscillator in the receiver, so that the converter 60 
is activated once per subcarrier cycle to produce a digital 
sample (such as samples 2B-40 in FIG. 2) .  Each digital 
sample is accumulated in an accumulator 64, which re- 
gards sample sign and provides a bit value. The number 
of samples accumulated or integrated by accumulator 64 
depends on the number of samples per group which are 
counted by a counter 66. As previously stated, the num- 
ber of samples per group (SA/GP) equals the number 
of subcarrier cycles per bit period. Counter 668 is con- 
nected to the output of gate 62 which provides an incre- 
menting pulse to the counter once per subcarrier cycle 
unless inhibited by a one shot 67 whose function will be 
explained hereafter. Briefly stated however, the function 
of the one shot 67 is to produce the necessary one cycle 
delay between successive observation periods. 
For the example shown in FIG. 3, counter 66 counts up 
to three samples, representing a full group, such as GI. 
When a full count is reached therein it enables accumula- 
tor 64 to transfer the bit value accumulated therein to 
an accumulator 68 and is reset to count the number of 
cycles defining the next group. The output of counter 66 
is also used to increment a succeeding counter 70 which 
counts the number of groups per observation period 
(GP/OP), and at the end of each period increments a 
counter 72 whose count represents the number of the 
last complete observation period. For the FIG. 3 example, 
counter 70 counts the four groups (G1-G4) per observa- 
tion period. 
During O.P.l at the end of each group, such as GI, 
the bit value, accumulated in , such as +1, is trans- 
ferred to accumulator 68, which adds the bit values dis- 
regarding sign. Then, at the end of G4, which is the last 
group of 0.P.f counter 70 increments counter 72 to store 
a one (1) count. At the same time counter 70 activates 
accumulator 68 to provide the total sum of O.P.l to a 
comparator 75, which is activated at the end of each ob- 
servation period by the output of counter 70. Comparator 
75 compares the total sum output of accumulator 68 with 
a sum held in a hold register 76, and provides an enabling 
signal to hold register 76 and to a hold register 78 when 
the sum of accumulator 68, desginated So*, is greater than 
the sum in register 76, designated S76. When register '76 
is enabled it stores the sum, supplied thereto from accumu- 
lator 48, while register 78, when enabled, stores the ob- 
servation period number, supplied thereto from counter 
72. 
Relating the circuitry, so far described, to the example 
diagrammed in FIG. 3, at the end of 0.P.H at t2, the 
counter 70 activates accumulator 68 to supply the total 
sum 6 to activated comparator 75. The latter compares 
the 6 with the sum from register 76 which each zero (0) 
since O.P.l is the first observation period. Since 6>0, 
an enabling signal is supplied by the mparator, resulting 
in the sum 6 being stored in register , and the number 1 
from counter 72, which counts tl observation period 
number, being stored in register 78. 
At the end of O.P.l at t2 the one shot 67 is triggered 
by the output of counter 70 to provide an inhibiting signal 
to gate 62 to prevent the signal from the subcarrier oscil- 
lator to increment the counter 66 and thereby prevent 
the start of O.P.2 until t3. Thus, the one shot 67 provides 
20 the necessary one cycle delay between successive observa- 
tion periods. 
During O.P.2 the process of accumulating in aocumu- 
lator 64 a bit value for each group, and of accumulating 
an 0 . P - 2  total sum in accumulator 68 proceeds, while 
25 the total sum 6 of Q.P.l is stored in register 76 and the 
number 1 of 0.P.P is held in register 78. At the end of 
0.P.2 at t4 the number in counter 72 is increased to 2 
and the total sum 12 of Q.P.2 is compared by compara- 
tor 75 with the sum 6 in register 76. Since 12>6 an en- 
30 abling signal is provided by comparator 45, causing regis- 
ter 76 to store the sum 12 from accumulator 68. Also, 
register 78 stores the number 2, supplied thereto from 
counter 72. 
At the end of 0.P.2 the one shot 67 is again enabled 
35 to inhibit the start of; 0.P.3 by one cycle until time t5. 
At the end of 0.P.3 counter 72 is incremented to a count 
of 3 which is the maximum number of required observa- 
tion periods in the particular example, thereby indicating 
an end of an observation cycle. The output of counter 72 
4n is used to switch the state of a bistable element, such as 
flip-flop (FF) 80, which is assumed to be in a reset state 
during the observation cycle. At the end of the cycle the 
output of counter 72 switches the FF80 to its set state. 
When set, the Q and v outputs of FF80 are true and 
45 false, respectively. The true level of output Q is assumed 
to provide an enabling signal to an AND gate 84, while 
the false level of serves as an inhibit signal to the one 
shot, to prevent it from further inhibiting the gate 62. 
As a result, each cycle from the subcarrier oscillator in- 
At the end of O.P.3 the total sum 6, accumulated in 
accumulator 68, is compared in comparator 75 with the 
sum 12 from register 76. Since 6 is less, rather than great- 
er, than P2, the comparator 75 does not enable registers 76 
55 and 78. Consequently, the respective numbers 
main stored therein. At the end of O.P.3 at 
in counter 66 is 3, representing the third sample of G4 
in O.P.3. Thereafter, one cycle from the subcarrier is 
supplied to the counter 66 through gate 62 so that at time 
t8 the count is a P and one cycle later at t7 the count 
is 2. The outputs of counter 66 and register 76 are sup- 
plied to a comparator 86 which provides a true output to 
gate 84 whenever its two inputs are equal. Thus, since 
register 78 stores a number 2, at t7, when the counter 66 
65 stores or contains a 2, comparator 86 provides a true sig- 
nal to gate 84. Since, after O.P.3 the other input to gate 
84 from FF80 is also true, the gate 84 provides a true out- 
put at time t7, which represents the bit clock. 
This bit clock is repeatedly provided every bit period 
70 such as three cycles since in tbe particular example every 
three cycles the 3-count counter 68 stores a number 2. It is 
these bit clocks that are used to extract the binary data 
from the noisy binary waveform. For example, each of the 
75 bit clocks from gate 84 may be used to activate the ac- 
15 
50 crements counter 66. 
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a 
cumulator $4, instead of the output of counter 66, so 
that each time a clock bit is provided the output of the 
accumulator represents the integrated output of three digi- 
tal samples representing a bit period. Since the present 
invention is directed to generating the bit clocks, the 
manner in which they are used will not be described in any 
further detail. 
From the foregoing description it should be appreciated 
that the observation cycle, during which samples are taken 
and operated upon to derive or generate the bit clock, 
such as the observation cycle tl-t6, shown in FIG. 3, is 
divided into a number of observation periods, equal in 
number to the number of phases, between the subcarrier 
frequency and the noisy binary waveform. The number 
of phases equals the number of subcarrier cycles per bit 
period, which in FIG. 3 is assumed to be three. The start 
of each observation period is delayed by one cycle from 
the end of the preceding observation period. The data or 
samples which are integrated and accumulated during 
each observation period is entirely separate and inde- 
pendent from the samples, integrated and accumulated 
in every other observation period. For example, in O.P.l  
samples from waveform 50, produced during t1 through 
t2, are operated upon, while during O.P.2 distinct sam- 
ples, produced during t3 through t4, are operated upon. 
Such a technique or mode of deriving the first bit clock 
55 represents one mode of operation of the present in- 
vention which is in contrast with another, second mode 
of operation. The second mode will be described hereafter 
in connection with FIGS. 5 and 6. Attention is first direct- 
ed to FIG. 5 wherein the waveform is again diagrammed 
in order to explain the second mode of operation of the 
the system of the present invention. In the second mode of 
operation, like in the first mode, successive samples are 
divided into groups, each group containing a number of 
samples equal to the number of subcarrier cycles per bit 
period, such as three. The samples in each group are in- 
tegrated or accumulated regarding sign to provide a bit 
value and the bit values are added or accumulated dis- 
regarding sign to provide a total sum. In FIG. 5, it is as- 
sumed that the number of groups is 14 (G1-G14). In 
the diagrammed example the first sum SI which equals 
22 is provided by operating upon samples produced from 
t1x to t4x, with the first sample of the first group G I  being 
produced at t l x .  
A second sum S2 is produced by operating on an equal 
number of samples and groups, starting one subcarrier 
after the start of the first sample of the preceding sum, 
i.e., at a time t2x, and ending at t5x. The third sum S3 
is provided from samples starting with a first sample start- 
ing at time t3x, which is one subcarrier cycle period after 
t2x. S3 terminates at t6x. After t6x, representing the end 
of the observation cycle, the largest sum is determined and 
the phase of the first sample, used to provide such a sum, 
is used in deriving the first bit clock. In the example, since 
the largest sum 42 is provided by the second sum S2, the 
first bit clock 90 (see FIG. 5) is provided at time t7x 
which is two subcarrier cycle periods after t6x. Again, the 
bit clock is provided m . x  subcarrier cycle periods after 
the start of the first sample providing the largest sum. 
It should be appreciated to those familiar with the art 
of digital circuit design, that various circuit arrangements 
may be employed to provide the bit clock in accordance 
with the method, herebefore explained in connection with 
FIG. 5. It should further be appreciated that in the latter- 
mentioned method digital samples per group are ac- 
cumulated regarding sign to provide bit values. These 
values are then accumulated to provide total sums, and 
the start phase or address of the largest sum is used in 
generating the desired bit clock. Many of the circuit com- 
ponents, shown in FIG. 4, may be incorporated in im- 
plementing the circuit arrangement or system, necessary 
to practice the second method. One example of such a sys- 
tem is diagrammed in FIG. 6, to which reference is now 
8 
made. In FIG. 6 elements like those previously described 
are designated by like numerals. 
As may be seen from FIG. 6 the A/D converter 68 
operates, as in the system shown in FIG. 4, to provide 
a digital sample for every cycle of the subcarrier oscil- 
lator output signal. Each sample from 60 is supplied to a 
plus (+) input of an accumulator 100 and to a delay 
unit 102, which for the example of FIG. 5 provides a 3- 
cycle delay, representing a bit period. The output of unit 
102 is supplied to the minus (-) input of accumulator 
BOO. The latter is activated by the output of another 3- 
cycle delay unit 104, which is supplied with the output 
of the subcarrier oscillator. Units 102 and 104 may com- 
prise 3-bit shift registers. 
The function of accumulator 00 is similar to that of 
accumulator 64 in FIG. 4. Th is, it integrates or ac- 
cumulates three digital samples, regarding sign, and, when 
activated by an enabling signal (from unit 102) ,  provides 
a bit value to an accumulator 1@5 
20 ing with the sample provided at 
integrates the first three samples 
by 111, 112 and 113, supplied thereto at t l x ,  t2x and t3x, 
respectively. Samples 111, 112 and 113 are assumed to 
be -1 ,  +1 and +1, respectively with respect to refer- 
25 ence line 52. At time t8x accumulator 100 is enabled by 
the output of unit 102 to supply an accumulator 105 with 
the integrated sum of the three samples, representing a 
bit value of +I,  which is the first bit value of sum SI. 
Then, the first sample 111 of -1 from unit 3102 is sub- 
30 tracted by the accumulator 100 and the next sample 1314 
of + l ,  supplied from converter 60, is added. Consequent- 
ly, at time t9x the accumulator 100 provides accumulator 
I05 with the first bit value of +3 (the sum of samples 
112, 113 and 31I4), which is the first bit value of sum S2. 
35 This process is repeated once per subcarrier cycle so that 
each cycle the accumulator 100 provides the bit value 
of another of the three sums S1-S3. 
The accumulator 105 receives the bit value, accumu- 
lated by accumulator BOO, and adds to it a sum supplied 
40 thereto from the output of a recirculating register 110. 
For the example diagrammed in FIG. 5, the register 110 
is a three stage register. Each stage is used to store an- 
other of the sums S 1 S 3  as they are accumulated during 
the observation cycle. In FIG. 6, the register 11Q is shown 
46 with its output stage storing SI, in which case accumu- 
lator 100 would provide accumulator 105 with a bit value 
for one of the groups which are used in the accumulation 
of SI. Let it be assumed, for example, that the stage, dia- 
grammed in FIG. 5 corresponds to a time t l 0x .  In this 
ase the sum supplied to accumulator 105 from register 
10 is seven (7), representing the sum of groups G31-G5 
for SI, while accumulator BOO provides a bit value of 
-3 for G6. These two numbers (7 and 3)  are accumu- 
lated by accumulator 105 to store a number 10 in the 
55 input stage, as the partial sums of S3 and S2 are shifted 
to the right. 
From the foregoing it should thus be appreciated that 
each of the stages of register 110 contains a running par- 
tial sum for a different one of the sums S1-S3. The out- 
60 put of register 110 is supplied to comparator 75, each 
cycle of the output signal of the subcarrier oscillator, and 
is compared with the sum in hold register 76, as here- 
before explained. When the output of register 110, desig- 
nated Slla, is greater than the comparator 75 provides 
66 an enabling signal to register 76, and through a gate B12’, 
which is enabled when FF80 is reset, to hold register 78. 
When enabled, register 76 stores the sum supplied there- 
to from register 110, and register 78 stores the number 
in counter 66, which in the present example counts the 
70 3 cycles per bit period. 
The system shown in FIG. 6 further includes a counter 
115 which counts the total number of samples or sub- 
carrier cycles per observation cycle (42  in the example 
of FIG. 5) PIUS two. The additional two counts are needed 
75 to insure that FF80, indicating the end of the observation 
15 
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cycle, is set at time t6x when the last sum S3 is com- 
pleted rather than at time t4x when the first sum SI is 
completed. After the count in counter 115 is a maximum 
FF80 is set, inhibiting gate 112' and enabling gate 84. 
For the particular example, at this point in the operation 
the Count in counter 66 is 3 and the number in register 78 
is 2. This number was stored in register 78 at time tSx 
when the count in counter 66 was 2, and S2 having a sum 
of 42 was found by comparator 75 to be greater than S1 
with a sum 22. Since at t6x the number 2 in register 78 
and the number 3 in counter 66 are not the same com- 
parator 86 does not provide an output. However, two 
cycles later, at t7x the count in counter 66 is 2, matching 
the number 2 in register 78. Consequently, comparator 86 
provides a true output which causes enabled gate 84 to 15 
provide an output, repressenting the first bit clock 98. 
Subsequent bit blocks are provided every three subcar- 
rier cycles, at the bit rate. 
From the foregoing it should be appreciated that even 
though the two modes of deriving the desired bit clock are 20 
significantly different, similar digital circuits are em- 
ployed to practice either mode of operation. In the first 
mode, or mode I, each bit value is generated by data or 
samples entirely independent from those used to gener- 
ate other bit values. On the other hand, in mode I1 the 25 
samples for each bit value are not independent. In 'mode 
I less data (such as four groups) is used to form each 
sum, whereas in mode I1 more data (fourteen groups) is 
used to form each sum. However, in mode I1 the used 
data is common between the various suims. It should be 30 
appreciated that even though in various examples, here- 
before used, bit periods were assumed to comprise three 
or four subcarrier cycles, in practice the number of cy- 
cles, generally designated m, is much greater. Also, it 
should be appreciated that the actual number d groups, 35 
generally designated n, used to form each of the sums in 
either mode, depends on noise conditions, the number of 
groups increasing with increased noise. 
Although particular embodiments of the invention have 
been described and illustrated herein, it is recognized 40 
that modifications and variations may readily occur to 
those skilled in the art and, consequently, it is intended 
that the claims be interpreted to cover such modifications 
and equivalents. 
What is claimed is: 45 
1. A circuit comprising: 
first accumulator mebans to which digital samples are 
supplied at a selected rate for accumulating groups 
of signals to provide a digital output for each group; 
second accumulator means coupled to said first at- 50 
cumulator means for accumulating the digital out- 
puts of said first accumulator means to provide a plu- 
rality of sums of digital outputs; 
means for comparing said sums to select the largest of 
said sums; 55 
means for storing an indication related to a phase re- 
lationship of the first sample used by said first ac- 
cumulator means to provide the first digtal output 
included in said largest sum; and 
output means for providing an output at a time which 60 
is a function of the indication in said storing means. 
2. A circuit as described in claim I wherein each d 
said digital samples defines a ,magnitude and sign with 
respect to a reference level, each group includes rn sam- 
ples and said first accumulator means integrates for each 65 
group the rn samples thereof to provide a digital output 
which is a function of the magnitudes and signs of said m 
samples, and said second accumulator means accu~nulates 
n digital outputs to provide a sum which is a function of 
3. A circuit as described in claim 2 wherein said sys- 
tem includes analog to digital converting means to which 
a noise-distorted analog signal which is amplitude modu- 
lated by bits of data in the form of ones and zeros is sup- 
plied, a one bit being represented by a signal amplitude 76 
only the magnitudes of said n digital outputs. 70 
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having a first polarity with respect to a reference level, 
and a zero bit being represented by a signal amplitude 
having a second polarity, opposite said first polarity, with 
respect to said reference signal, each bit having a bit pe- 
riod which is equal to mz, where z is the duration of one 
cycle of the output of an oscillator d a fixed preselected 
frequency, and means for activating said digital convert- 
ing means with the output of said oscillator to provide, 
during each cycle of the output of said oscillator, a digital 
sasmple as a function of the amplitude and pdarity of the 
analog signal supplied thereto during said cycle. 
4. A circuit as described in claim 3 wherein said cir- 
cuit includes accumulator control means for controlling 
said first and second accumulator means to provide a se- 
quence of rn sums, each sum consisting the sum of y 
digital outputs from said first accumulator means, y being 
less rhan n and being selected a!; a function of the noise, 
distwting said analog signal. 
5. A circuit as described in claim 3 wherein said ac- 
cuni ulator control means control said first and second ac- 
curnulator means so that each of said m sums is a func- 
tion of distinct and independent m.y digital samples from 
said analog to digital control means, the first sum 
being a function of the first r n - y  digital samples, and each 
succeeding sum is a function of different r n - y  digital sam- 
ples separated by a single subcarrier cycle duration from 
preceding may samples used in forming a preceding sum. 
6. A circuit as described in claim 3 wherein said ac- 
cumulator control means control said first and second ac- 
cumulator means so that the first m of said digtal sam- 
ples comprise the first samples of the samples used to 
provide said rn sums, with the first sample for each sum 
being delayed by lone cycle period from the first sample 
used in deriving a preceding sum. 
7. For use in a receiver of a communication system of 
the type wherein binary data in the form of ones and 
zeros is communicated to the receiver as a noise distorted 
bi-phase modulated subcarrier frequency of x c.p.s., the 
bit rate being x / m  bits par second, rn being an integer 
representing the number of subcarrier cycles per bit, said 
receiver including a local subcarrier oscillator for pro- 
viding an output at said x c.P.s., which is phase-locked by 
a phase-lock loop to said received bi-phase modulated 
subcarrier frequency, said receiver further including 
means for multiplying said bi-phase modulated subcar- 
rier frequency by said local subcarrier output to provide 
a noise-distorted amplitude-modulated binary waveform, 
a digital bit synchronizer for providing a bit clock for 
use in the extraction of the binary data from said binary 
waveform, said digital bit synchronizer comprising: 
first means for providing converting said amplitude 
modulated binary waveform into digital samples at 
a rate equal to x samples per second; 
first accumulating means for accumulating successive 
groups, each of m digital samples as a function of 
their amplitudes and polarities to provide for each 
group a bit value; 
second accumulating means coupled to said first ac- 
cumulator means to accumulate bit values of m group 
sequences each sequence being of y successive groups 
to form a total sum for each sequence of groups, said 
bit values being accumulated as a function of their 
magnitudes; 
comparing means coupled to said second awumulat- 
ing means for determining the sequence out of said 
rn sequences having the largest sum; and 
output means coupled to said comparing means for 
providing a bit clock at a period after the last se- 
quence which is a function of the group sequence 
with the largest sum. 
8. A circuit as described in claim 6 wherein the group 
sequence with the largest sum is definable as the ith group 
sequence ,I <i<m and said output means include means 
for providing said bit clock, i subcarrier cycles after the 
sum for the last group of the last sequence is derived. 
3,551,816 
1 12 
9. A circuit as described in claim 7 wherein said sec- providing, after said second accumulating means produce 
ond accumulating means provide in succession rn sums the last of said m sums, a bit clock output signal when the 
for said m group sequences, the sum for each group se- numbers in said register and said counter are the same, 
quence being a function of independent and separate 
m * y  digital samples, with samples forming different sums References Cited 
being separated by one subcarrier cycle duration. UNITED STATES PATENTS 
PO. A circuit as described in claim 7 wherein said sec- 3,182,127 ,5/1965 Wiese _ _ _ _ _ _ _ _ _ _ _  340-146.1d 
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output means includes a m-number counter incremented 
by every cycle of the output of said local subcarrier OS- 
cillator and register means coupled to said counter and 
to said comparing means for transferring to said regis- 
sum is greater than a prior produced sum, and said out- 
put means further include compare and gating means for 
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